

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
18 March 2004 (18.03.2004)

PCT

(10) International Publication Number  
WO 2004/023319 A1

(51) International Patent Classification<sup>7</sup>: G06F 13/40, H04Q 11/04

(21) International Application Number:  
PCT/NO2002/000313

(22) International Filing Date:  
6 September 2002 (06.09.2002)

(25) Filing Language: English

(26) Publication Language: English

(71) Applicant (for all designated States except US): TELEFONAKTIEBOLAGET LM ERICSSON [SE/SE]; S-126 25 Stockholm (SE).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Declarations under Rule 4.17:**

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ,

[Continued on next page]

(54) Title: SWITCHING ARRANGEMENT INCLUDING TIME-SLOT BUSES AND SEVERAL BUFFERS



(57) Abstract: An arrangement for transmitting independent serial data streams through synchronous Time Division Multiplexing (TDM) switches with a number of input and output lines is disclosed. At the receiving side of a switch, there is one data buffer per TDM bus buffering the data before transfer on the bus. A connection table associated with each buffer includes entries addressing the bytes in the buffer. The order of the addresses determines the order of the bytes as they are transferred over the bus. Also, at the transmitting side, there is one data buffer per bus, but only one common connection table. The connection table is divided into one memory area per output line, and determines the order of the data bytes, as they will occur at the respective output lines.

WO 2004/023319 A1



VC, VN, YU, ZA, ZM, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

— of inventorship (Rule 4.17(iv)) for US only

**Published:**

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Switching arrangement including time-slot buses and several buffers.

### Field of the invention

The present invention is related to data nodes in communication networks, in particular to transmitting independent  
5 serial data streams through synchronous Time Division Multiplexing (TDM) switches.

### Background of the invention

The lower layer of communication networks like the connectivity layer in a core network of a cellular environment  
10 could be seen as a layer of distributed resources for managing data flows. Switches and multiplexers are some of the main components for this purpose. In complex communication networks managing data of different formats and varying data rates, it is of great importance that the construction of the components are flexible without being too  
15 complex.

Conventionally, the switches comprise a number of serial inputs and outputs. The data stream of one input may be directed in its entirety to a certain output line, or it  
20 may consist of a mixture of time division multiplexed data frames that are to be distributed to several outputs. The different lines may be running various interfaces, e.g. E1, E2, E3 and STM-1 (figure 1). Additionally, the data speed of each input line may vary in a wide range. The transition  
25 of data frames in the switches is often executed by means of time slot buses (TDMs) located on the back plane of the switches. A TDM bus has a total capacity in the size typically about 1Gbit/s, where each time slot contains 64kbit of data.

30 A traditional TDM-bus application consists of a data bus (usually 8 bits), a data clock and a frame synchronisation signal. The time domain is divided into frames where each

frame has a fixed duration (usually 125  $\mu$ s). A frame synchronisation signal indicates the start of each frame and has a period as long as the frame duration. The frame synchronisation signal and the data clock come from a synchronisation master source and form the timing master signals for all transmitters and receivers that are communicating via the TDM-bus. The frames are divided into a fixed number (n) of time slots (TS) identified by local time-slot counters. The local time-slot counters are reset by the FS  
5 signal. In each TS, data may be transmitted from a transmitter to a receiver using time division multiplexing (TDM). Serial data coming from data lines are paralleled (8 bits) so that the data can be mapped into the time slots.

In prior-art implementations of components as described  
15 above, there are limitations in the flexibility of synchronous digital switches with respect to minimum delay and configuration flexibility when combined with a non-blocking concept, multi-slot switching, high capacity and high reliability.

20 The international patent application WO 99/59276 describes a synchronous digital switch with improvements compared with commercial available components using switching matrix schemes with a centralised architecture.

The addressing method given in WO 99/59276 is superficially  
25 described. Using only a 2-bit RAM for each timeslot gives a limitation on how timeslots can be cross connected (switched) between two line boards. It is, for instance, not described how to change the order of the time slots.

#### Summary of the invention

30 It is an object of the present invention to provide an arrangement that eliminates the drawbacks described above. The features defined in the claims enclosed characterize this method.

**Brief description of the drawings**

In order to make the invention more readily understandable, the discussion that follows will refer to the accompanying drawings.

- 5 Figure 1 is a block diagram illustrating an example of serial output/input lines with variable interfaces connected to a TDM bus, e.g. in a switch,

Figure 2 shows how pointers are allocating the memory space of a TDM buffer according to the present invention,

- 10 Figure 3 shows three different TDM buffer blocks with associated connection tables at the receiving side of three TDM buses,

- Figure 4 shows an example of an entry in a connection table at the receiving side of the TDM buses according to the  
15 present invention,

Figure 5 shows three different TDM buffer blocks and one shared connection table at the transmitting side of three TDM buses,

- Figure 6 shows an example of an entry in a connection  
20 tables at the transmitting side of the TDM buses according to the present invention.

**Detailed description of preferred embodiments**

- In the following, a preferred embodiment of the present invention will be described. This is just one of many embodiments and variations within the scope of the invention defined by the independent claims enclosed, and must not be  
25 considered as limiting.

The preferred embodiment resides in a switch with I/O lines of various interfaces as shown in figure 1. There are three buses in the back plane, and the incoming data shall be distributed among them. There are 8192 time slots per frame  
5 available on each bus (66MHz), which makes 24576 time slots all together.

The incoming data will be buffered in one set of memory blocks for each bus. The physical size of the memory blocks is set at 2048 bytes, which means that the system can han-  
10 dle a maximum of 2048 different bytes (time slots) per frame. The memories are configured in advance with a pointer value for every active line as illustrated in figure 2.

The pointer value holds the address where the first byte in  
15 a frame is supposed to be stored. This address is loaded into a local pointer at the start of a new frame, and the pointer is incremented after data has been written to this address. The memory can be shared by 32 different lines, but can also be occupied by only one.

20 Referring to figure 3, in addition to the memory blocks, there is one connection table associated with each, containing 8192 entries. Each entry has one address field and one control field. The address field points to the location in the memory where the data that are to be read from the  
25 memory can be found, while the control field holds information about e.g. whether the current timeslot is enabled, whether it is a minimum delay timeslot, etc.

When reading data from the memories, a time-slot counter is used to index the connection tables. The counter is syn-  
30 chronized to the bus clock, and is incremented along with the time-slots in the back plane. The back plane bus can transfer three different bytes at a time (one byte per bus), so the current connection table entry will relate to timeslots  $x$ ,  $x+1$ , and  $x+2$  in parallel.

The order of the bytes with which they are placed on the bus is the same as the order of their associated addresses in the connection table. Thus, the byte sequence of the TDM buses, and hence also the switching of data from input to  
5 output lines are controlled by where the addresses are stored in the connection table. This is pre-arranged by software according to the switching requirements concerned.

An entry in the connection table of the receiving side is shown in figure 4. The entry consists of the following  
10 fields:

<b>ADDRESS</b>	addressing a byte in a memory block
<b>EN</b>	enable time slot. Set to '1' if the time slot is enabled and the corresponding data shall be put onto the back plane bus.
15 <b>MIN</b>	Indicates if the timeslot is minimum delay.
<b>CPU</b>	Indicates if data should be fetched from a CPU register

The term "minimum delay" expresses a mode of the switch in which fast data transfer is given high priority. In normal  
20 delay mode, data is stored in one frame and put on the bus in the next one. In other words, two memories are required, each containing 2048 bytes. However, in minimum delay mode, only one memory is required, since data shall be put onto the bus as fast as possible. The software programmer has to  
25 make sure that within in the same frame, a data location is not read before write-in. Minimum delay should be configured on line level and not on time-slot level.

So far, only the receiving side of the TDM buses has been described. According to the present invention, a similar  
30 architecture is present at the transmitting side, as shown in figure 5. The modules shown are responsible for storing

data coming from the back plane bus, and pass it on to the outgoing lines.

As already mentioned, there are three buses in the back plane, and each of them can have 8192 time slots (66 MHz).  
5 This makes 24576 time slots all together. The data coming from the back plane will go to one memory block per bus, and a connection table then addresses these memories. As opposed to the receiving side, there is only one connection table, and not one per bus. However, the transmitting side  
10 connection table also contains addresses and control bits. The addresses are used to point to locations in the memory blocks, while the control bits can be used to set minimum delay.

The size of the connection table is set at 2048 bytes,  
15 which means that the system can handle a maximum of 2048 different bytes per frame. The connection table is configured in advance with a size parameter and a pointer value for every active output line. The pointer value holds the address where the first memory address can be found.  
20 This pointer value is loaded into a local pointer at the start of a new frame, and the pointer is incremented after data has been fetched from the location the pointer is addressing. The connection table can be shared by 32 different lines, but can also be occupied by only one. The  
25 size parameter controls the connection table allocation.

A timeslot counter is used to index the large memory when fetching data from the back plane bus. Since there are three buses, three data bytes have to be fetched in parallel. The order of the addresses in each part of the connection table then controls the output order of the corre-  
30 sponding bytes in the respective output lines.

Also, at the transmitting side, minimum delay means that only one memory block per TDM bus is used, since data shall be put onto the bus as fast as possible. The software pro-



grammer has to make sure that a data location is not read before write-in within in the same frame.

32 dedicated CPU registers are available for storing idle pattern data. These patterns can be sent out on the serial  
5 lines.

An entry in the connection table of the transmitting side is shown in figure 6. The entry consists the following fields:

- |    |                |   |
|----|----------------|---|
|    | <b>ADDRESS</b> | the addressing of the RAM   |
| 10 | <b>MIN</b>     | Indicates if the timeslot is minimum delay  |
|    | <b>BUS</b>     | "00" - fetch data from bus 1<br>"01" - fetch data from bus 2<br>"10" - fetch data from bus 3<br>"11" - fetch data from a CPU register |
- 15 The present invention provides full flexibility to cross connect time slots, and any combinations of time slots can be transferred between lines (changed order and number of time slots) depending on how the connection tables are configured to write to and read from the TDM bus.
- 20 Further, the delay through the node can be very low when using minimum delay. In fact, it can be less than 40 $\mu$ s for a 2Mbit/s connection. In minimum delay mode, the system is not non-blocking.

The present invention allows for an increase in back plane  
25 speed, and high capacity can be implemented at a relatively low cost.

Also, redundant TDM bus, multicasting and broadcasting (one transmitter and several receivers) are permitted.

**Abbreviation**

E1	2 Mbit/s data transfer method
LINE	Serial data lines, i.e. E1, STM-1 etc.
PFU	Power Feeding Unit
s STM-1	Synchronous Transfer Mode
TDM	Time Division Multiplexing

## P a t e n t   c l a i m s

1.    An arrangement applied to a node in a communication network, said node comprising one or more time-slot buses transferring frames from a number of serial input lines  
5    located on a receiving side of the node to a number of serial output lines located on the transmitting side of the node,  
c h a r a c t e r i z e d   i n

10        one or two data buffers for each time-slot bus at the receiving side buffering the frames from the input lines before transmission,

15        connection table for each time-slot bus at the receiving side, each entry in the connection table containing at least a data address pointing to a byte in the associated data buffer, the entries are  
arranged in the same order as their corresponding bytes are to be transferred on the data bus, and

20        a counter, synchronized to a clock used by the time-slot bus for transmission of time slots, indicating which byte in the associated data buffer that presently is to be read out from the data-bus buffer into a time slot in the associated data bus by indexing the entries of the connection table.

2.    Arrangement according to claim 1,  
25    c h a r a c t e r i z e d   i n   that the data buffers are shared between all the input lines by means of respective pointers allocating one memory area in the data buffer for each of the input lines.

3.    Arrangement according to claim 1 or 2,  
30    c h a r a c t e r i z e d   i n   that each entry in the connection table contains, in addition to the data address, a control field.

4. Arrangement according to any of the preceding claims,  
c h a r a c t e r i z e d i n that there is only one  
data buffer for each time slot bus, and, within the same  
frame, a data location in the buffer is not read before  
5 write-in.

5. An arrangement applied to a node in a communication  
network, said node comprising one or more time slot buses  
transferring frames from a number of serial input lines  
located on a receiving side of the node to a number of  
10 serial output lines located on the transmitting side of the  
node,  
c h a r a c t e r i z e d i n

one or two data buffers for each time-slot bus at the  
transmitting side buffering the frames from time-slot  
15 buses before forwarding to the output line,

a connection table wherein each entry in the connec-  
tion table contains at least a data address pointing  
to a byte in one of the data buffers, the entries are  
arranged in the same order as their corresponding  
20 bytes are to be transferred to an output line.

6. Arrangement according to claim 5,  
c h a r a c t e r i z e d i n

one starting pointer per output line allocating one  
memory area in the connection table for each of the  
25 output lines, and pointing to the first entry in each  
memory area,

one indexing pointer per output line pointing at the  
entry in the connection table holding the address to  
the byte currently being fetched from one of the buf-  
30 fers to the associated output line.

7. Arrangement according to claim 5 or 6,  
c h a r a c t e r i z e d i n that each entry in the  
connection table contains, in addition to the data address,  
a control field.

5 8. Arrangement according to one of the claims 5 - 7,  
c h a r a c t e r i z e d i n that there is only one  
data buffer for each time-slot bus, and, within the same  
frame, a data location in the buffer is not read before  
write-in.

10 9. Arrangement according to one of the claims 5 - 8,  
c h a r a c t e r i z e d i n that there is only one  
data buffer for each time-slot bus, and, within the same  
frame, a data location in the buffer is not read before  
write-in.

1/6




Fig. 1

2/6




Fig. 2

3/6




Fig. 3



4/6

15	14	13	12	11	10	9	8
Not used	CPU	MIN	EN	ADDRESS			
7	6	5	4	3	2	1	0
ADDRESS							

Fig. 4

5/6




Fig. 5

6/6




Fig. 6

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/NO 02/00313

A. CLASSIFICATION OF SUBJECT MATTER  
IPC 7 G06F13/40 H04Q11/04

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H04L H04Q G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, INSPEC, WPI Data, PAJ, COMPENDEX

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 4 791 629 A (BURNS C A ET AL) 13 December 1988 (1988-12-13) column 1, line 57 -column 2, line 47 column 4, line 62 -column 5, line 57 column 20, line 1-50 abstract	1, 5
A	WO 99 33278 A (ALCATEL USA SOURCING LP) 1 July 1999 (1999-07-01) page 10, line 10-32 page 22, line 16 -page 24, line 20 page 38, line 1 -page 39, line 30 --- -/--	1, 5

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

## \* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

14 April 2003

Date of mailing of the international search report

08 MAY 2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

MARIANNE ENGDAHL/JA A

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/NO 02/00313

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>YUM T -S ET AL: "A TDM-based multibus packet switch"</p> <p>IEEE INFOCOM '92: CONFERENCE ON COMPUTER COMMUNICATIONS. ELEVENTH ANNUAL JOINT CONFERENCE OF THE IEEE COMPUTER AND COMMUNICATIONS SOCIETIES (CAT. NO.92CH3133-6), FLORENCE, ITALY, 4-8 MAY 1992,</p> <p>pages 2509-2515 vol.3, XP002238213</p> <p>1992, New York, NY, USA, IEEE, USA</p> <p>ISBN: 0-7803-0602-3</p> <p>the whole document</p> <p>---</p>	1-9
A	<p>WO 97 03526 A (NORTHERN TELECOM LTD)</p> <p>30 January 1997 (1997-01-30)</p> <p>page 13, line 22 -page 14, line 6</p> <p>page 19, line 21 -page 21, line 26</p> <p>page 24, line 25-37</p> <p>page 27, line 25 -page 28, line 2</p> <p>page 46, line 8-16</p> <p>page 53, line 11 -page 56, line 17;</p> <p>figures 6,7</p> <p>-----</p>	1-9

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/NO 02/00313

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 4791629	A	13-12-1988	NONE	
WO 9933278	A	01-07-1999	US H1814 H	02-11-1999
			US H1881 H	03-10-2000
			US H1917 H	07-11-2000
			US H1801 H	07-09-1999
			US H1804 H	07-09-1999
			AU 9584298 A	12-07-1999
			WO 9933278 A2	01-07-1999
			AU 9581198 A	12-04-1999
			AU 9581498 A	12-04-1999
			AU 9584198 A	12-04-1999
			AU 9666298 A	12-04-1999
			AU 9776898 A	12-04-1999
			US H1836 H	01-02-2000
			US H1837 H	01-02-2000
			US H1882 H	03-10-2000
			US H1964 H1	05-06-2001
			US H1940 H1	06-02-2001
			US H1895 H	03-10-2000
			US H1918 H	07-11-2000
			US H1884 H	03-10-2000
			US H1894 H	03-10-2000
			US H1860 H	05-09-2000
			US H1859 H	05-09-2000
			US H1898 H	03-10-2000
			US H1802 H	07-09-1999
			US H1896 H	03-10-2000
			US H1885 H	03-10-2000
			US H1941 H1	06-02-2001
			US H1897 H	03-10-2000
			US H1921 H	07-11-2000
			WO 9916270 A1	01-04-1999
			WO 9916271 A1	01-04-1999
			WO 9916272 A1	01-04-1999
			WO 9916227 A2	01-04-1999
			WO 9916274 A1	01-04-1999
WO 9703526	A	30-01-1997	US 5862136 A	19-01-1999
			CA 2225333 A1	30-01-1997
			WO 9703526 A2	30-01-1997
			CN 1194073 A	23-09-1998
			DE 69623479 D1	10-10-2002
			DE 69623479 T2	16-01-2003
			EP 1052813 A1	15-11-2000
			EP 0838110 A2	29-04-1998
			JP 2002509659 T	26-03-2002
			US 5841771 A	24-11-1998